论文部分内容阅读
采用0.18μm CMOS RF工艺,实现了一款用于433 MHz ASK接收机的低噪声锁相环。系统采用优化的电源组合和合理的版图布局避免模块间的噪声干扰;VCO模块运用LC滤波器、LDO调压器,结合开关电容阵列调谐技术,提高相位噪声性能;针对鉴频鉴相器和电荷泵的非线性问题进行详细讨论和优化,提高了线性度。测试结果表明,电源电压为3.3 V时,偏置电流为7 mA,中心频率为433 MHz,在频偏100 kHz和1 MHz处,相位噪声分别-为96.47 dBc/Hz和-126.96 dBc/Hz。
A 0.18μm CMOS RF process enables a low-noise phase-locked loop for a 433 MHz ASK receiver. The system uses an optimized power supply combination and a reasonable layout to avoid noise interference between the modules. The VCO module uses an LC filter and an LDO regulator in combination with a switched capacitor array tuning technology to improve the phase noise performance. For the phase frequency detector and the charge Pump non-linear issues discussed in detail and optimized to improve the linearity. The test results show that the bias current is 7 mA with a center frequency of 433 MHz at a supply voltage of 3.3 V and 96.47 dBc / Hz and -126.96 dBc / Hz at frequency shifts of 100 kHz and 1 MHz, respectively.