论文部分内容阅读
A 10-bit 2.5 MS/s SAR A/D converter is presented.In the circuit design,an R-C hybrid architecture D/A converter,pseudo-differential comparison architecture and low power voltage level shifters are utilized.Design challenges and considerations are also discussed.In the layout design,each unit resistor is sided by dummies for good matching performance,and the capacitors are routed with a common-central symmetry method to reduce the nonlinearity error.This proposed converter is implemented based on 90 nm CMOS logic process.With a 3.3 V analog supply and a 1.0 V digital supply,the differential and integral nonlinearity are measured to be less than 0.36 LSB and 0.69 LSB respectively.With an input frequency of 1.2 MHz at 2.5 MS/s sampling rate,the SFDR and ENOB are measured to be 72.86 dB and 9.43 bits respectively,and the power dissipation is measured to be 6.62 mW including the output drivers.This SAR A/D converter occupies an area of 238×214μm~2.The design results of this converter show that it is suitable for multi-supply embedded SoC applications.
A 10-bit 2.5 MS / s SAR A / D converter is presented in the circuit design, an RC hybrid architecture D / A converter, pseudo-differential comparison architecture and low power voltage level shifters are utilized. Design challenges and considerations are also discussed.In the layout design, each unit resistor is sided by dummies for good matching performance, and the capacitors are routed with a common-central symmetry method to reduce the nonlinearity error. This proposed converter is implemented based on a 90 nm CMOS logic process. With a 3.3 V analog supply and a 1.0 V digital supply, the differential and integral nonlinearities are measured to be less than 0.36 LSB and 0.69 LSB respectively. Input frequency of 1.2 MHz at 2.5 MS / s sampling rate, the SFDR and ENOB are measured to be 72.86 dB and 9.43 bits respectively, and the power dissipation is measured to be 6.62 mW including the output drivers. This SAR A / D converter occupies an area of 238 × 214 μm ~ 2. The design results of this converter show that it is suitable for multi-supply embedded SoC applications.