【摘 要】
:
We have investigated the 20 nm p-type double gate junctionless tunnel field effect transistor(PDGJLTFET) and the impact of variation of different device paramet
【机 构】
:
Department of Electrical Engineering,Indian Institute of Technology Kanpur,Microelectronics Research
【出 处】
:
Journal of Semiconductors