论文部分内容阅读
This design is presented of a 2 2 planar array,with a half-wave dipole antenna to be its element,on a new substrate material,Schott Borofloat,with CMOS technology in the 60 GHz band.In the proposed structure,all the designs are based on the CMOS technology and similar performance could be achieved with the same size in contrast to the design on low-temperature co-fired ceramic(LTCC).This could lead to the improving of the compatibility with the CMOS IC process,the design cost and the design precision which is restricted in the LTCC process.The simulated–10 dB bandwidth of the array is from 58 to 64 GHz.A peak gain of 9.4 dBi is achieved.Good agreement on return loss is achieved between simulations and measurements.
This design is presented in a 2 2 planar array, with a half-wave dipole antenna to be its element, on a new substrate material, Schott Borofloat, with CMOS technology in the 60 GHz band. The proposed structure, all the designs are based on the CMOS technology and similar performance could be achieved with the same size in contrast to the design on low-temperature co-fired ceramic (LTCC). This led to the improving of the compatibility with the CMOS IC process, the design cost and the design precision which is restricted in the LTCC process. The simulated-10 dB bandwidth of the array is from 58 to 64 GHz. A peak gain of 9.4 dBi is achieved. Good agreement on return loss is achieved between simulations and measurements.