论文部分内容阅读
由于人们不断需要更大的系统吞吐量和更高的时钟速度,因而速度更高的逻辑电路正在不断推向市场。低复杂性可编程逻辑器件(PLD)能跟上这种发展步伐,力图提供系统所需的高速门电路。这些常常叫做PAL(可编程阵列逻辑)和GAL(普通阵列逻辑)的低复杂性PLD,被定义为具有几百个可配置逻辑门的芯片。这种芯片建立在可编程AND门和固定OR门基础上。(PAL是Monolithic MemoriesInc.(MMI)公司于70年代中期首创,而MMI随后被Advanced Micro Devices购并。GAL是由Lattice Semiconductor公司首创的)。
As people continue to demand greater system throughput and higher clock speeds, faster logic is being introduced to the market. Low Complexity Programmable Logic Devices (PLDs) keep pace with this development and seek to provide the high-speed gates required by the system. These low-complexity PLDs, often called PALs (Programmable Array Logic) and GALs (General Array Logic), are defined as chips with hundreds of configurable logic gates. This chip is based on programmable AND gates and fixed OR gates. (PAL was first pioneered by Monolithic Memories Inc. (MMI) in the mid-1970s, and MMI was later acquired by Advanced Micro Devices, a pioneer in Lattice Semiconductor.)